Items by "Dong, Zhenjiang"
![[up]](/style/images/multi_up.png)
Up a levelGroup by: Item Type | No Grouping
Number of items: 1.
Riley, George and Dong, Zhenjiang and Wang, Jun and Yalamanchili, Sudhakar (2014) An Efficient Front-End for Timing-Directed Parallel Simulation of Multi-Core System. In: Seventh International Conference on Simulation Tools and Techniques.