Gholami, Soroosh and Sarjoughian, Hessam (2012) Realtime Network on Chip Simulation Modeling. In: Fifth International Conference on Simulation Tools and Techniques.
![[thumbnail of 15627.pdf]](http://eprints.eai.eu/style/images/fileicons/application_pdf.png "15627.pdf")
PDF
15627.pdf
Download (1MB)
Abstract
We present a Network on Chip (NoC) model with basic support for execution in constrained real-time. Actions for the processing element, switch, network interface, and channel components of NoC are specified in RT-DEVS, an extension of the DEVS formalism for real-time modeling. A desirable simulator
| Item Type: | Conference or Workshop Item (UNSPECIFIED) |
|---|---|
| Date Deposited: | 04 Mar 2026 09:36 |
| Last Modified: | 18 Apr 2026 01:11 |
| URI: | http://eprints.eai.eu/id/eprint/7250 |
Actions (login required)
- View Item