Yu, Xia and Zirong, Guo and Zhijiang, Gao (2009) VISTA: A New Fair Queuing Algorithm for Packet Switches. In: 1st International ICST Workshop on Future Network Architectures and Development Strategies.
![[thumbnail of 10743.pdf]](http://eprints.eai.eu/style/images/fileicons/application_pdf.png "10743.pdf")
PDF
10743.pdf
Download (9MB)
Abstract
Fairness and QoS have been main concerns in designing modern routers or switches in multimedia environment. This paper proposes a new packet-based fair queuing algorithm for packet switches called VISTA (Virtual Clock with Virtual Start Time Alignment) to improve fairness in existing VC (Virtual Clo
| Item Type: | Conference or Workshop Item (UNSPECIFIED) |
|---|---|
| Date Deposited: | 04 Mar 2026 08:57 |
| Last Modified: | 18 Apr 2026 06:21 |
| URI: | http://eprints.eai.eu/id/eprint/2516 |
Actions (login required)
- View Item